Table 5 Performance parameters of the SPST-based CSD multiplier
From: Design of canonical signed digit multiplier using spurious power suppression technique adder
Performance parameters | SPST enables CSD multiplier |
|---|---|
Area (µm2) | 10,879 |
Power (nW) | 561,606.766 |
Delay (ps) | 12,277 |