Fig. 9From: Design of canonical signed digit multiplier using spurious power suppression technique adderPartial product candidate generationBack to article page