Fig. 8From: Design of canonical signed digit multiplier using spurious power suppression technique adderSPST adderBack to article page