Fig. 7From: Design of canonical signed digit multiplier using spurious power suppression technique adderDetection logic circuit designBack to article page