Fig. 3From: Design of canonical signed digit multiplier using spurious power suppression technique adder16-bit CSD recoding circuitBack to article page