Fig. 14From: Design of canonical signed digit multiplier using spurious power suppression technique adderOutput waveform of SPST adderBack to article page