Fig. 13From: Design of canonical signed digit multiplier using spurious power suppression technique adderSPST adder-RTL schematicBack to article page