Fig. 12From: Design of canonical signed digit multiplier using spurious power suppression technique adderFFT architecture — 256 pointsBack to article page