Fig. 1From: Design of canonical signed digit multiplier using spurious power suppression technique adderCanonical signed digit multiplier block diagram with spurious power suppression enabledBack to article page